

Applicant : Bradley C. Aldrich, et al.  
Serial No. : 10/828,913  
Filed : April 20, 2004  
Page : 2 of 12

Attorney's Docket No.: 10559-202002 / P8465D -  
ADI APD1632-2-US

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1-5. (Cancelled)

6. (Currently Amended) A system comprising:

a bus; and

a digital signal processor comprising:

a first multiplexer and a second multiplexer operative to receive a plurality of n-bit data sets from the bus and to select a single n-bit data set from the plurality of n-bit data sets to be processed;

a multiplier having a first structure and a second structure, the first structure processing data up to n-bits and the second structure processing data up to (n/2)-bits; and

a data size selector which configures the multiplier into the first structure of a single n-bit multiplier when the selected data set is greater than (n/2)-bits and configures the

Applicant : Bradley C. Aldrich, et al.  
Serial No. : 10/828,913  
Filed : April 20, 2004  
Page : 3 of 12

Attorney's Docket No.: 10559-202002 / P8465D –  
ADI APD1632-2-US

multiplier into the second structure of two  $(n/2)$ -bit multipliers when the selected data set is  $(n/2)$ -bits or less.

7 - 8. (Cancelled)

9. (Currently Amended) The system of Claim 6, further comprising a plurality of arithmetic logic units to collect the processed data set through a plurality of multiplexers.

10. (Original) The system of Claim 6, further comprising a flop which stores the result of the multiplier.

11. (Original) The system of Claim 10, further comprising at least one arithmetic logic unit which adds the result from the multiplier to a running total.

12. (Currently Amended) A method comprising:  
selecting a single n-bit data set from a plurality of data sets;

determining a size of the selected data set to be processed;

configuring a first processing path for data set of n-bits if the selected data set size is greater than  $(n/m)$ -bits; and

Applicant : Bradley C. Aldrich, et al.  
Serial No. : 10/828,913  
Filed : April 20, 2004  
Page : 4 of 12

Attorney's Docket No.: 10559-202002 / P8465D -  
ADI APD1632-2-US

dividing the first processing path into multiple processing paths if the selected data set size is  $(n/m)$ -bits or less.

13. (Currently Amended) The method of Claim 12, further comprising configuring each of the multiple processing paths for data set sizes smaller than the first processing path.

14. (Original) The method of Claim 12, further comprising dividing the first processing path into  $m$  processing paths.

15. (Original) The method of Claim 12, further comprising including an  $n$ -bit multiplier in the first processing path.

16. (Original) The method of Claim 12, further comprising defining  $m=2$ .